|Home > Register Descriptions > AArch64 system registers > ESR_EL1, Exception Syndrome Register, EL1|
The ESR_EL1 holds syndrome information for an exception taken to EL1.
ESR_EL1 is a 32-bit register, and is part of the Exception and fault handling registers functional group.
Instruction Length for synchronous exceptions. The possible values are:
This field is
1 for the SError interrupt, instruction aborts, misaligned PC, Stack pointer
misalignment, Data Aborts for which the ISV bit is
0, exceptions caused by an illegal instruction set
state, and exceptions using the
Syndrome valid. The possible values are:
||ISS not valid, ISS is res0.|
When the EC field is
, indicating an SError interrupt has occurred, the ISS field contents are IMPLEMENTATION DEFINED.
ESR_EL1 is architecturally mapped to AArch32 register DFSR (NS). See B1.28 DFSR, Data Fault Status Register.
Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.