|Home > Register Descriptions > AArch64 system registers > HACR_EL2, Hyp Auxiliary Configuration Register, EL2|
HACR_EL2 controls trapping to EL2 of IMPLEMENTATION DEFINED aspects of Non-secure EL1 or EL0 operation. This register is not used in the Cortex®-A55 core.
HACR_EL2 is a 32-bit register, and is part of Virtualization registers functional group.
AArch64 System register HACR_EL2 is architecturally mapped to AArch32 System register HACR. See B1.47 HACR, Hyp Auxiliary Configuration Register.
Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.