|Home > Register Descriptions > AArch64 system registers > HPFAR_EL2, Hypervisor IPA Fault Address Register, EL2|
The HPFAR_EL2 holds the faulting IPA for some aborts on a stage 2 translation taken to EL2.
HPFAR_EL2 is a 64-bit register, and is part of:
Bits [47:12] of the faulting intermediate physical address. The equivalent upper bits in this field are res0.
AArch64 register HPFAR_EL2[31:0] is architecturally mapped to AArch32 register HPFAR. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
If EL2 is not implemented, this register is res0 from EL3.
RW fields in this register reset to architecturally unknown values.
Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.