B2.79 ID_PFR0_EL1, AArch32 Processor Feature Register 0, EL1

The ID_PFR0_EL1 provides top-level information about the instruction sets supported by the core in AArch32.

Bit field descriptions

ID_PFR0_EL1 is a 32-bit register, and is part of the Identification registers functional group.

This register is Read Only.

Figure B2-65 ID_PFR0_EL1 bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

RAS, [31:28]

RAS extension version. The value is:


Version 1 of the RAS extension is present.

RES0, [27:20]
RES0 Reserved.
CSV2, [19:16]
0x0This device does not disclose whether branch targets trained in one context can affect speculative execution in a different context.
State3, [15:12]

Indicates support for Thumb Execution Environment (T32EE) instruction set. This value is:

0x0 Core does not support the T32EE instruction set.
State2, [11:8]

Indicates support for Jazelle. This value is:

0x1 Core supports trivial implementation of Jazelle.
State1, [7:4]

Indicates support for T32 instruction set. This value is:

0x3 Core supports T32 encoding after the introduction of Thumb-2 technology, and for all 16-bit and 32-bit T32 basic instructions.
State0, [3:0]

Indicates support for A32 instruction set. This value is:

0x1 A32 instruction set implemented.

ID_PFR0_EL1 is architecturally mapped to AArch32 register ID_PFR0. See B1.73 ID_PFR0, Processor Feature Register 0.

Bit fields and details that are not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

Non-ConfidentialPDF file icon PDF version100442_0200_00_en
Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved.