B2.95 SCTLR_EL2, System Control Register, EL2

The SCTLR_EL2 provides top-level control of the system, including its memory system at EL2.

Bit field descriptions

SCTLR_EL2 is a 32-bit register, and is part of:

  • The Virtualization registers functional group.
  • The Other system control registers functional group.
Figure B2-82 SCTLR_EL2 bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Apart from bits [12], [2], and [0], this register resets to unknown values.

Configurations

SCTLR_EL2 is architecturally mapped to AArch32 register HSCTLR. See B1.56 HSCTLR, Hyp System Control Register.

If EL2 is not implemented, this register is RES0 from EL3.

Bit fields and details that are not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

Non-ConfidentialPDF file icon PDF version100442_0200_00_en
Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved.