|Home > Register Descriptions > AArch64 system registers > TCR_EL3, Translation Control Register, EL3|
The TCR_EL3 controls translation table walks required for stage 1 translation of memory accesses from EL3 and holds cacheability and shareability information for the accesses.
TCR_EL3 is a 32-bit register, and is part of the Virtual memory control registers functional group.
Hierarchical Permission Disables. This affects the hierarchical control bits, APTable, PXNTable, and UXNTable, except NSTable, in the translation tables pointed to by TTBR0_EL3. The possible values are:
|Hierarchical Permissions are enabled.|
|Hierarchical Permissions are disabled.
Note:In this case bit (APTable) and bit (PXNTable) of the next level descriptor attributes are required to be to be ignored by the PE, and are no longer reserved, allowing them to be used by software.
Hardware management of dirty state in stage 1 translations from EL3. The possible values are:
|Stage 1 hardware management of dirty state disabled.|
|Stage 1 hardware management of dirty state enabled, only if the HA bit is also set to 1.|
Implementation of this bit is OPTIONAL, and, if not implemented, this bit is res0.
Hardware Access flag update in stage 1 translations from EL3. The possible values are:
|Stage 1 Access flag update disabled.|
|Stage 1 Access flag update enabled.|
Physical address size. The possible values are:
|32 bits, 4GB.|
|36 bits, 64GB.|
|40 bits, 1TB.|
Other values are reserved.
TTBR0_EL3 granule size. The possible values are:
All other values are not supported.
Shareability attribute for memory associated with translation table walks using TTBR0_EL3.
The possible values are:
Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.