|Home > Register Descriptions > AArch64 system registers > TTBR0_EL3, Translation Table Base Register 0, EL3|
The TTBR0_EL3 holds the base address of the translation table for the stage 1 translation of memory accesses from EL3.
TTBR0_EL3 is a 64-bit register, and is part of the Virtual memory control registers functional group.
Common not Private. The possible values are:
|CnP is not supported.|
CnP is supported.
TTBR0_EL3 is mapped to AArch32 register TTBR0 (S). See B1.85 TTBR0, Translation Table Base Register 0.
RW fields in this register reset to architecturally unknown values.
Any of the fields in this register are permitted to be cached in a TLB.
Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.