D8.45 TRCITIATBOUTR, Integration Instruction ATB Out Register

The TRCITIATBOUTR sets the state of the output pins mentioned in the bit descriptions in this section.

Bit field descriptions

The TRCITIATBOUTR is a 32-bit register.

Figure D8-43 TRCITIATBOUTR bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

For all non-reserved bits:

  • When a bit is set to 0, the corresponding output pin is LOW.
  • When a bit is set to 1, the corresponding output pin is HIGH.
  • The TRCITIATBOUTR bit values always correspond to the physical state of the output pins.
Reserved. Read undefined.
BYTES, [9:8]
Drives the ATBYTESMn[1:0] output pins.
Reserved. Read undefined.
Drives the AFREADYMn output pin.
Drives the ATVALIDMn output pin.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

The TRCITIATBOUTR can be accessed through the external debug interface, offset 0xEFC.

Non-ConfidentialPDF file icon PDF version100442_0200_00_en
Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved.