B1.32 ERXADDR, Selected Error Record Address Register

The ERXADDR accesses bits [31:0] of the ERR<n>ADRR address register for the error record selected by ERRSELR.SEL.

If ERRSELR.SEL==0, then ERXADDR accesses the ERR0ADDR register of the core error record. See .

If ERRSELR.SEL==1, then ERXADDR accesses the ERR1ADDR register of the DSU error record. See the Arm® DynamIQ™ Shared Unit Technical Reference Manual.

Non-ConfidentialPDF file icon PDF version100442_0200_00_en
Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved.