|Home > Register Descriptions > AArch32 system registers > DISR, Deferred Interrupt Status Register > DISR at EL2|
DISR has a specific format when written at EL2.
The following figure shows the DISR bit assignments when written at EL2:
Set to 1 when ESB defers an asynchronous SError interrupt. If the implementation does not include any synchronizable sources of SError interrupt, this bit is res0.
Asynchronous Error Type. Describes the state of the core after taking the SError interrupt exception. Software might use the information in the syndrome registers to determine what recovery might be possible. The value is:
Uncorrected error, Unrecoverable error (UEU).
External Abort Type. This bit is defined as RES0.
Fault Status Code. This field indicates the type of exception generated. See the description of HSR.DFSC in the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile for an SError interrupt.