|Home > Register Descriptions > AArch32 system registers > DISR, Deferred Interrupt Status Register > DISR with Long-descriptor translation table format|
DISR has a specific format when written at EL1 using the Long-descriptor translation table format.
The following figure shows the DISR bit assignments when using the Long-descriptor translation table format.
Set to 1 when ESB defers an asynchronous SError interrupt.
Asynchronous Error Type. Describes the state of the core after taking an asynchronous Data Abort exception. The value is:
Uncorrected error, Unrecoverable error (UEU).
External Abort Type. This bit is defined as RES0.
On taking a Data Abort exception, this bit is set as follows:
|Using the Long-descriptor translation table formats.|
Hardware does not interpret this bit to determine the behavior of the memory system, and therefore software can set this bit to 0 or 1 without affecting operation.
Fault Status Code. This field indicates the type of exception generated. See the DFSR.DFSC in the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile for an SError interrupt.