D7.8 PMEVCNTSRn, PMU Cycle Counter Snapshot Registers 0-5

The PMEVCNTSRn, are captured copies of PMEVCNTRn_EL0, n is 0-5.

When they are captured, the value in PMSSEVCNTRn is unaffected by writes to PMSSEVCNTRn_EL0 and PMCR_EL0.P.


There are no configuration notes.

Usage constraints

Any access to PMSSEVCNTRn returns an error if any of the following occurs:

  • The core power domain is off.
  • DoubleLockStatus() == TRUE.
Non-ConfidentialPDF file icon PDF version100442_0200_00_en
Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved.