B2.110 VTTBR_EL2, Virtualization Translation Table Base Register, EL2

VTTBR_EL2 holds the base address of the translation table for the stage 2 translation of memory accesses from Non-secure modes other than Hyp mode.

Bit field descriptions

VTTBR_EL2 is a 64-bit register, and is part of:

  • The Virtualization registers functional group.
  • The Virtual memory control registers functional group.
Figure B2-100 VTTBR_EL2 bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


CnP, [0]
Common not Private. The reset value is:
0

CnP is not supported.

Configurations

VTTBR_EL2 is architecturally mapped to AArch32 register VTTBR. See B1.92 VTTBR, Virtualization Translation Table Base Register.

Used in conjunction with the VTCR.

If EL2 is not implemented, this register is res0 from EL3.

RW fields in this register reset to architecturally unknown values.

Bit fields and details that are not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

Non-ConfidentialPDF file icon PDF version100442_0200_00_en
Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved.