|Non-Confidential||PDF version||ARM 100568_0000_01_en|
|Home > Functional Description > Interfaces > Low-power clock control interface|
This section describes the clock requirements for the DMC-620.
The DMC-620 provides a low-power control interface using the Q-Channel protocol. The low-power control interface is used to place the DMC into its low-power state, where the clock can be removed. The system can use the APB interface to put the DMC into its low-power state, and take it out of its low-power state.
The DMC has a Q-Channel interface that allows an external power controller to place the DMC into a low-power state.
It is a standard Q-Channel interface as defined in the ARM® Low Power Interface Specification, Q-Channel and P-Channel Interfaces using the following signals:
When the DMC receives a request, it puts the DRAM into self_refresh before asserting qacceptn to accept the request that indicates the clk can be stopped.
The DMC denies requests to power down using the Q-Channel when geardown_mode is enabled. In this case, low-power mode can still be entered using the APB interface.
There is a separate Q-Channel interface for the pclk using the following signals:
The DMC never denies a request to power down the APB clock although it might be delayed based on APB activity.
See ARM® Low Power Interface Specification, Q-Channel and P-Channel Interfaces.