|Non-Confidential||PDF version||ARM 100568_0000_01_en|
|Home > Introduction > About the product|
This is a high-level overview of the DMC-620.
The DMC-620 is an ARM® AMBA® 5 CHI SoC peripheral, developed, tested, and licensed by ARM. It is a high-performance, area-optimized memory controller that is compatible with the AMBA 5 CHI protocol.
It supports the following memory devices:
The following figure shows an example system:
The DMC-620 enables data transfer between the SoC and the SDRAM devices external to the chip. It connects to the on-chip system through a single CHI interface, and to a processor through the programmers APB3 interface to program the DMC-620. It connects to the SDRAM devices through its memory interface block and the DDR PHY Interface (DFI).