|Non-Confidential||PDF version||ARM 100568_0000_01_en|
|Home > Programmers Model > Register descriptions > dci_replay_type_next|
Configures the behavior of the DMC if a DRAM or PHY error is received when executing a direct command. Access restrictions: RW Can be read from when in ALL states. Can be written to when in ALL states.
The dci_replay_type_next register characteristics are:
There are no usage constraints.
There is only one DMC configuration.