3.3.106 phy_request_cs_remap

Maps PHY training request from a physical chip select to DMC internal logical chip select. Requests which are mapped using this register are dfi_rdlvl_cs, dfi_rdlvl_gate_cs, dfi_wrlvl_cs, dfi_phylvl_req_cs_n and dfi_phymstr_cs_state. The default settings are a 1:1 logical to physical rank mapping. Access restrictions: RW Can be read from when in ALL states. Can be written to when in ALL states.

The phy_request_cs_remap register characteristics are:

Usage constraints

There are no usage constraints.

Configurations

There is only one DMC configuration.

Attributes
Offset

0x1E8

Type

Read-write

Reset

0x76543210

Width

32

Non-ConfidentialPDF file icon PDF versionARM 100568_0000_01_en
Copyright © 2016 ARM Limited or its affiliates. All rights reserved.