Non-ConfidentialPDF file icon PDF versionARM 100568_0000_01_en
ARM® CoreLink™ DMC-620 Dynamic Memory Controller Technical Reference ManualRevision r0p0
Home > Programmers Model > Register descriptions > err2misc4

3.3.226 err2misc4

DRAM Uncorrectable Error Counters Access restrictions: RW Can be read from when in ALL states. Can be written to when in ALL states.

The err2misc4 register characteristics are:

Usage constraints

There are no usage constraints.

Configurations

There is only one DMC configuration.

Attributes
Offset

0x7B0
Type

Read-write
Reset

0x00000000
Width

32
Non-ConfidentialPDF file icon PDF versionARM 100568_0000_01_en
Copyright © 2016 ARM Limited or its affiliates. All rights reserved. 
Home > Programmers Model > Register descriptions > err2misc4