Non-Confidential | ![]() | ARM 100568_0000_01_en | ||
| ||||
Home > Programmers Model > Register descriptions > err2misc4 |
DRAM Uncorrectable Error Counters Access restrictions: RW Can be read from when in ALL states. Can be written to when in ALL states.
The err2misc4 register characteristics are:
There are no usage constraints.
There is only one DMC configuration.
Offset |
|
Type | Read-write |
Reset |
|
Width | 32 |