|Non-Confidential||PDF version||ARM 100568_0000_01_en|
|Home > Programmers Model > Register descriptions > turnaround_control_next|
Configures the settings for arbitration between read and write and rank to rank traffic on the DRAM bus. Access restrictions: RW Can be read from when in ALL states. Can be written to when in ALL states.
The turnaround_control_next register characteristics are:
There are no usage constraints.
There is only one DMC configuration.