|Non-Confidential||PDF version||ARM 100568_0000_01_en|
|Home > Programmers Model > Register descriptions > t_parity_next|
Parity latencies t_parinlat and t_completion. Access restrictions: RW Can be read from when in ALL states. Can be written to when in ALL states.
The t_parity_next register characteristics are:
There are no usage constraints.
There is only one DMC configuration.