3.3.134 t_parity_next

Parity latencies t_parinlat and t_completion. Access restrictions: RW Can be read from when in ALL states. Can be written to when in ALL states.

The t_parity_next register characteristics are:

Usage constraints

There are no usage constraints.

Configurations

There is only one DMC configuration.

Attributes
Offset

0x274

Type

Read-write

Reset

0x00000900

Width

32

Non-ConfidentialPDF file icon PDF versionARM 100568_0000_01_en
Copyright © 2016 ARM Limited or its affiliates. All rights reserved.