|Non-Confidential||PDF version||ARM 100568_0000_01_en|
|Home > Programmers Model > Register descriptions > pmu_clkdiv2_counter_1_control|
Controls muxes, enables and other control bits for the PMU counters Access restrictions: RW Can be read from when in ALL states. Can be written to when in ALL states.
The pmu_clkdiv2_counter_1_control register characteristics are:
There are no usage constraints.
There is only one DMC configuration.