|Non-Confidential||PDF version||ARM 100568_0000_01_en|
|Home > Programmers Model > Register descriptions > t_ckxsr_next|
Configures the delay between DRAM clock enable and exiting self-refresh. This parameter is applied when re-instating the clock when in self-refresh and when in a maximum power-down state. Access restrictions: RW Can be read from when in ALL states. Can be written to when in ALL states.
The t_ckxsr_next register characteristics are:
There are no usage constraints.
There is only one DMC configuration.