|Non-Confidential||PDF version||ARM 100568_0000_01_en|
|Home > Programmers Model > Register descriptions > odt_cp_control_31_00_now|
Determines which of the 8 dfi_odt[7:0] output signals are connected to a logically addressed rank. Access restrictions: RO Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.
The odt_cp_control_31_00_now register characteristics are:
There are no usage constraints.
There is only one DMC configuration.