Non-Confidential | ![]() | ARM 100568_0000_01_en | ||
| ||||
Home > Programmers Model > Register descriptions > pmu_clk_counter_1_mask_31_00 |
Masks PMU payload information. Access restrictions: RW Can be read from when in ALL states. Can be written to when in ALL states.
The pmu_clk_counter_1_mask_31_00 register characteristics are:
There are no usage constraints.
There is only one DMC configuration.
Offset |
|
Type | Read-write |
Reset |
|
Width | 32 |