| Non-Confidential |  PDF version | 100568_0100_00_en | ||
| ||||
| Home > Programmers model > Register summary > wrlvl_mrs_next | ||||
| Non-Confidential | PDF version | 100568_0100_00_en | ||
| ||||
| Home > Programmers model > Register summary > wrlvl_mrs_next | ||||
Determines the Mode Register command that the DMC must use to put the DRAM into a training mode for write leveling. You enable this function with the wrlvl_control Register. See the PHY training interface section of the Integration Manual for more information. Access restrictions: RW Can be read from when in ALL states. Can be written to when in ALL states.
The wrlvl_mrs_next register characteristics are:
There are no usage constraints.
There is only one DMC configuration.
| Offset |
|
| Type | Read-write |
| Reset |
|
| Width | 32 |
| Non-Confidential | PDF version | 100568_0100_00_en |
| Copyright © 2016, 2017 Arm Limited (or its affiliates). All rights reserved. |
| Home > Programmers model > Register summary > wrlvl_mrs_next |