3.3.212 err1addr1

Contains the physical CID and Rank broken out in the following way {[31:6] = Reserved, [5:3] = CID, [2:0] = Rank}. If an error has an associated physical address, this must be written to the address register when the error is recorded. Access restrictions: RW Can be read from when in ALL states. Can be written to when in ALL states.

The err1addr1 register characteristics are:

Usage constraints

There are no usage constraints.

Configurations

There is only one DMC configuration.

Attributes
Offset

0x75C

Type

Read-write

Reset

0x00000000

Width

32

Non-ConfidentialPDF file icon PDF version100568_0100_00_en
Copyright © 2016, 2017 Arm Limited (or its affiliates). All rights reserved.