|Home > Programmers model > Register summary > t_phyrdlat_next|
Determines the maximum possible time between the assertion of the dfi_read_en signal, and the assertion of the dfi_rddata_valid signal by the PHY. Access restrictions: RW Can be read from when in ALL states. Can be written to when in ALL states.
The t_phyrdlat_next register characteristics are:
There are no usage constraints.
There is only one DMC configuration.