|Home > Programmers model > Register summary > t_parity_now|
Parity latencies t_parinlat and t_completion. Access restrictions: RO Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.
The t_parity_now register characteristics are:
There are no usage constraints.
There is only one DMC configuration.