|Home > Programmers model > Register summary > pmu_clkdiv2_counter_7_control|
Controls muxes, enables and other control bits for the PMU counters Access restrictions: RW Can be read from when in ALL states. Can be written to when in ALL states.
The pmu_clkdiv2_counter_7_control register characteristics are:
There are no usage constraints.
There is only one DMC configuration.