|Home > Programmers model > Register summary > wrlvl_mrs_now|
Determines the Mode Register command that the DMC must use to put the DRAM into a training mode for write leveling. You enable this function with the wrlvl_control Register. See the PHY training interface section of the Integration Manual for more information. Access restrictions: RO Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.
The wrlvl_mrs_now register characteristics are:
There are no usage constraints.
There is only one DMC configuration.