|Home > Programmers model > Register summary > err2misc5|
DRAM Uncorrectable Error Counters Access restrictions: RW Can be read from when in ALL states. Can be written to when in ALL states.
The err2misc5 register characteristics are:
There are no usage constraints.
There is only one DMC configuration.