|Home > Programmers model > Register summary > odt_cp_control_63_32_next|
Determines which of the 8 dfi_odt[7:0] output signals are driven during a write to DRAM. Access restrictions: RW Can be read from when in ALL states. Can be written to when in ALL states.
The odt_cp_control_63_32_next register characteristics are:
There are no usage constraints.
There is only one DMC configuration.