|Home > Programmers model > Register summary > err4misc0|
This register gives the Physical Rank, Row, and Column of the last error detected before an interrupt is asserted. Access restrictions: RW Can be read from when in ALL states. Can be written to when in ALL states.
The err4misc0 register characteristics are:
There are no usage constraints.
There is only one DMC configuration.