|Home > Programmers model > Register summary > t_clock_control_next|
Configures the enter DRAM clock disable timing parameter. This parameter is applied between stopping the clock when idle, or when in a power-down state, and any subsequent commands to the same rank. Access restrictions: RW Can be read from when in ALL states. Can be written to when in ALL states.
The t_clock_control_next register characteristics are:
There are no usage constraints.
There is only one DMC configuration.