Non-Confidential | ![]() | 100568_0100_00_en | ||
| ||||
Home > Programmers model > Register summary > err2misc3 |
DRAM Uncorrectable Error Counters Access restrictions: RW Can be read from when in ALL states. Can be written to when in ALL states.
The err2misc3 register characteristics are:
There are no usage constraints.
There is only one DMC configuration.
Offset |
|
Type | Read-write |
Reset |
|
Width | 32 |