|Home > Register descriptions > AArch64 system registers > ESR_EL1, Exception Syndrome Register, EL1|
The ESR_EL1 holds syndrome information for an exception taken to EL1.
ESR_EL1 is a 32-bit register, and is part of the Exception and fault handling registers functional group.
Instruction Length for synchronous exceptions. The possible values are:
This field is
1 for the SError
interrupt, instruction aborts, misaligned PC, Stack pointer misalignment, data aborts
for which the ISV bit is
0, exceptions caused by an
illegal instruction set state, and exceptions using the
0x00 Exception Class.
When reporting a virtual SEI, bits[24:0] take the value of VSESRL_EL2[24:0].
When reporting a physical SEI, the following occurs:
0b000or an unrecoverable error (UEU) with value
When reporting a synchronous data abort, EA is RES0.
This register has no configuration options.