|Home > Functional description > Introduction > About the core|
The Cortex®‑A76 core is a high-performance and low-power Arm product that implements the Arm®v8‑A architecture.
The Cortex‑A76 core supports:
LDAPR) instructions introduced in the Armv8.3‑A extension
The Cortex‑A76 core has a Level 1 (L1) memory system and a private, integrated Level 2 (L2) cache. It also includes a superscalar, variable-length, out-of-order pipeline.
The Cortex‑A76 core is implemented inside the DynamIQ Shared Unit (DSU) cluster. For more information, see the Arm® DynamIQ™ Shared Unit Technical Reference Manual.
The following figure shows an example of a configuration with four Cortex‑A76 cores.