Chapter A5 Memory Management Unit

This chapter describes the Memory Management Unit (MMU) of the Cortex®‑A76 core.

It contains the following sections:
Non-ConfidentialPDF file icon PDF version100798_0301_00_en
Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved.