Non-Confidential | ![]() | 100798_0301_00_en | ||
| ||||
Home > Register descriptions > AArch64 system registers > ID_MMFR3_EL1, AArch32 Memory Model Feature Register 3, EL1 |
The ID_MMFR3_EL1 provides information about the memory model and memory management support in AArch32.
ID_MMFR3_EL1 is a 32-bit register, and is part of the Identification registers functional group.
This register is Read Only.
Supersections. Indicates support for supersections:
| Supersections supported. |
Cached memory size. Indicates the size of physical memory supported by the core caches:
| 1TByte or more, corresponding to a 40-bit or larger physical address range. |
Coherent walk. Indicates whether translation table updates require a clean to the point of unification:
| Updates to the translation tables do not require a clean to the point of unification to ensure visibility by subsequent translation table walks. |
Privileged Access Never.
0x2
ATS1CPRP
and
ATS1CPWP
instructions supported.Maintenance broadcast. Indicates whether cache, TLB, and branch predictor operations are broadcast:
| Cache, TLB, and branch predictor operations affect structures according to shareability and defined behavior of instructions. |
Branch predictor maintenance. Indicates the supported branch predictor maintenance operations.
|
Supported branch predictor maintenance operations are:
|
Cache maintenance by set/way. Indicates the supported cache maintenance operations by set/way.
|
Supported hierarchical cache maintenance operations by set/way are:
|
Cache maintenance by Virtual Address (VA). Indicates the supported cache maintenance operations by VA.
|
Supported hierarchical cache maintenance operations by VA are:
|
Must be interpreted with ID_MMFR0_EL1, ID_MMFR1_EL1, ID_MMFR2_EL1, and ID_MMFR4_EL1. See:
Bit fields and details that are not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.