Non-ConfidentialPDF file icon PDF version100798_0301_00_en
Arm® Cortex®‑A76 Core Technical Reference ManualRevision r3p1
Home > Debug registers > ETM registers > TRCITCTRL, Integration Mode Control Register

D9.43 TRCITCTRL, Integration Mode Control Register

The TRCITCTRL enables topology detection or integration testing, by putting the ETM trace unit into integration mode.

Bit field descriptions

The TRCITCTRL is a 32-bit register.

Figure D9-41 TRCITCTRL bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


RES0, [31:1]
res0Reserved.
IME, [0]

Integration mode enable bit. The possible values are:

0The trace unit is not in integration mode.
1

The trace unit is in integration mode. This mode enables:

  • A debug agent to perform topology detection.
  • SoC test software to perform integration testing.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

The TRCITCTRL can be accessed through the external debug interface, offset 0xF00.

Non-ConfidentialPDF file icon PDF version100798_0301_00_en
Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved. 
Home > Debug registers > ETM registers > TRCITCTRL, Integration Mode Control Register