Non-ConfidentialPDF file icon PDF version100798_0301_00_en
Arm® Cortex®‑A76 Core Technical Reference ManualRevision r3p1
Home > Debug registers > ETM registers > TRCLAR, Software Lock Access Register

D9.47 TRCLAR, Software Lock Access Register

The TRCLAR controls access to registers using the memory-mapped interface, when PADDRDBG31 is LOW.

When the software lock is set, write accesses using the memory-mapped interface to all ETM trace unit registers are ignored, except for write accesses to the TRCLAR.

When the software lock is set, read accesses of TRCPDSR do not change the TRCPDSR.STICKYPD bit. Read accesses of all other registers are not affected.

Bit field descriptions

The TRCLAR is a 32-bit register.

Figure D9-45 TRCLAR bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


KEY, [31:0]

Software lock key value:

0xC5ACCE55Clear the software lock.

All other write values set the software lock.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

The TRCLAR can be accessed through the external debug interface, offset 0xFB0.

Non-ConfidentialPDF file icon PDF version100798_0301_00_en
Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved. 
Home > Debug registers > ETM registers > TRCLAR, Software Lock Access Register