| Non-Confidential |  PDF version | 100798_0301_00_en | ||
| ||||
| Home > Functional description > Memory Management Unit > MMU memory accesses > Configuring MMU accesses | ||||
| Non-Confidential | PDF version | 100798_0301_00_en | ||
| ||||
| Home > Functional description > Memory Management Unit > MMU memory accesses > Configuring MMU accesses | ||||
By programming the IRGN and ORGN bits, you can configure the MMU to perform translation table walks in cacheable or non-cacheable regions:
| AArch64 | Appropriate TCR_ELx register. |
If the encoding of both the ORGN and IRGN bits is Write-Back, the data cache lookup is performed and data is read from the data cache. External memory is accessed, if the ORGN and IRGN bit contain different attributes, or if the encoding of the ORGN and IRGN bits is Write-Through or Non-cacheable.
| Non-Confidential | PDF version | 100798_0301_00_en |
| Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved. |
| Home > Functional description > Memory Management Unit > MMU memory accesses > Configuring MMU accesses |