|Home > Register descriptions > AArch64 system registers > AArch64 registers|
This chapter provides information about the AArch64 system registers with implementation defined bit fields and implementation defined registers associated with the core.
The chapter provides implementation specific information, for a complete description of the registers, see the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
The chapter is presented as follows:
This section identifies the AArch64 architectural system registers implemented in the Cortex®‑A76 core that have implementation defined bit fields. The register descriptions for these registers only contain information about the implementation defined bits.
This section identifies the AArch64 architectural registers implemented in the Cortex‑A76 core that are implementation defined.
This section groups the implementation defined registers and architectural system registers with implementation defined bit fields, as identified previously, by function. It also provides reset details for key register types.
The remainder of the chapter provides register descriptions of the implementation defined registers and architectural system registers with implementation defined bit fields, as identified previously. These are listed in alphabetic order.