D9.19 TRCCNTVRn, Counter Value Registers 0-1

The TRCCNTVRn contain the current counter value.

Bit field descriptions

The TRCCNTVRn is a 32-bit register.

Figure D9-18 TRCCNTVRn bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


RES0, [31:16]
res0Reserved.
VALUE, [15:0]
Contains the current counter value.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

The TRCCNTRLDVRn registers can be accessed through the external debug interface, offsets:

TRCCNTVR0
0x160.
TRCCNTVR1
0x164.
Non-ConfidentialPDF file icon PDF version100798_0301_00_en
Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved.