C3.2.1 Access enable bit

The access enable bit for traps on accesses to activity monitor registers is required at EL2 and EL3.

In the Cortex®‑A76 core, the AMEN[4] bit in registers ACTLR_EL2 and ACTLR_EL3 controls the activity monitor registers enable.

Note:

In the Cortex‑A76 core, the AMEN[4] bit is RES0 in ACTLR and HACTLR. Activity monitors are not implemented in AArch32.
Non-ConfidentialPDF file icon PDF version100798_0301_00_en
Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved.