For more information about the DSU, see the
Shared Unit Technical Reference Manual.
The main components of the Cortex‑A76 core are:
- Instruction fetch.
- Instruction decode.
- Register rename.
- Instruction issue.
- Execution pipelines.
- L1 data memory system.
- L2 memory system.
The following figure is an overview of the Cortex‑A76 core.
Note: There are multiple asynchronous bridges between the Cortex‑A76 core and the DSU. Only the coherent interface between the Cortex‑A76 core and the DSU can be configured to run synchronously, however it does not affect the other interfaces such as debug, trace, and GIC which are always asynchronous. For more information on how to set the coherent interface to run either synchronously or asynchronously, see Configuration Guidelines in the
Shared Unit Configuration and Sign-off Guide.