Non-Confidential | ![]() | 100798_0400_00_en | ||
| ||||
Home > Preface > About this book |
This Technical Reference Manual is for the Cortex®‑A76 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.
The rm
pn
identifier indicates the revision status of the product described in this book, for example, r1
p2
, where:
rm | Identifies the major revision of the product, for example, r1. |
pn | Identifies the minor revision or modification status of the product, for example, p2. |
This manual is for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses an Arm core.
This book contains information that is specific to this product. See the following documents for other relevant information.