A1.1 About the core

The Cortex®‑A76 core is a high-performance and low-power Arm product that implements the Arm®v8‑A architecture.

The Cortex‑A76 core supports:

  • The Armv8.2‑A extension.
  • The RAS extension.
  • The Load acquire (LDAPR) instructions introduced in the Armv8.3‑A extension
  • The Dot Product support instructions introduced in the Armv8.4‑A extension.
  • The PSTATE Speculative Store Bypass Safe (SSBS) bit and the speculation barriers (CSDB, SSBB, PSSBB) instructions introduced in the Armv8.5‑A extension.

The Cortex‑A76 core has a Level 1 (L1) memory system and a private, integrated Level 2 (L2) cache. It also includes a superscalar, variable-length, out-of-order pipeline.

The Cortex‑A76 core is implemented inside the DynamIQ Shared Unit (DSU) cluster. For more information, see the Arm® DynamIQ™ Shared Unit Technical Reference Manual.

The following figure shows an example of a configuration with four Cortex‑A76 cores.

Figure A1-1 Example Cortex‑A76 configuration
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Non-ConfidentialPDF file icon PDF version100798_0400_00_en
Copyright © 2016–2019 Arm Limited or its affiliates. All rights reserved.