B2.14 AIDR_EL1, Auxiliary ID Register, EL1

AIDR_EL1 provides IMPLEMENTATION DEFINED identification information. This register is not used in the Cortex®‑A76 core.

Bit field descriptions

AIDR_EL1 is a 32-bit register, and is part of:

  • The Identification registers functional group.
  • The IMPLEMENTATION DEFINED functional group.

This register is Read Only.

Figure B2-10 AIDR_EL1 bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

RES0, [31:0]
Reserved, RES0.

There are no configuration notes.

Bit fields and details that are not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

Non-ConfidentialPDF file icon PDF version100798_0400_00_en
Copyright © 2016–2019 Arm Limited or its affiliates. All rights reserved.