B5.7 AArch32 register summary

The following table gives a summary of the Cortex®‑A76 core Advanced SIMD and floating-point system registers in the AArch32 execution state.

Table B5-7 AArch32 Advanced SIMD and floating-point system registers

Name Type Reset Description
FPSCR RW UNKNOWN See B5.8 FPSCR, Floating-Point Status and Control Register.

See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile for information on permitted accesses to the Advanced SIMD and floating-point system registers.

Non-ConfidentialPDF file icon PDF version100798_0400_00_en
Copyright © 2016–2019 Arm Limited or its affiliates. All rights reserved.